t 2 mm - Sassa Maria de la compa			Eq.	ة الالكترونية	iusyll äula
	0 - 11 - 1 - 7 NI Ital	حاسب الالي	أَمُّ لقسم: ال	الالكترونية College of Electronic	Technology - Tripoli
لمادة: معماريه الحاسب	أسئلة الامتحان النهائي	حاسب الالي	اطارة الفصل والخار	College of Electronic	i lauminogy mpon
	لمادة: CE235 التاريخ	س رمر ۱۱ ۱ ۱۰۰ - ۱۰۰			A State of Land of the Comment of th
الزمن: ساعتان	The state of the s	اسم الاستاد:	ي: خريف2019		ight aires
	اسم الطالب:			نم القيد	My college Wo
otal number of questions: 11 in	5 pages No of questions to	be answered:11			13/
AND THE RESERVE OF THE PARTY OF			(5x0.5=2.5marl	ke)	الم افين
01-Put (✓) for right answe	r and (x) for wrong an	swer	The state of the s	N3)	1/10
1-1. in MIPS systems	pipelining hazards are	avoided by nar	oware	orecasting	المجارة المجارة
1-2. supercomputers	are used for high speed	real time appl	ications such as i	orecasting	
1-3. computer networ	king is a kind of distribu	lea compating			
1-4. cache level size	increase as that level c	elegate CPI	i i		
1-5. cache level spee	ed increase as that level	Closer to CFC			
22-Fill the following table	by the corresponding	statements r	number from 1 to	6 (6*0.5=3m	arks)
Computer	Computer				
Architecture	Organization	0 0			
		_			
the state of the state of the	a sate Addressing mod	os Data types	1		
. involves Logic (Instruction is concerned with the way	on sets, Addressing mod	es, Data types	d together to form	a computer	system.
<ol> <li>is concerned with the str</li> </ol>	ucture and behavior of a	computer sys	tem as seen by the	he user.	
helps us to understand t	he functionalities of a sy	stem.			
involves Physical Compo	onents (Circuit design, A	dders, MUX,	Peripherals)		
. tells us how exactly all t	he units in the system a	re arranged ar	nd interconnected		
23- Choose the right a	nswer	(12X	0.5 =6 marks)		
3-1. in MIPS					
▶ 23 23-bit registers,	r0 = 1 always	only MOV i	nstructions acces	s memory	
▶ 23-bit instructions, v		all ALU op	erations are 3 add		operations
▶ all	Switch 1900 Children Andrews State Co. (* Personal Co. Co.)		▶ non	of all	
3-2. MIPS design is					
<ul> <li>A stack architecture</li> </ul>		A general	ourpose register(C	GPRs) archite	cture
An accumulator archit	tecture	▶ all	▶ non	of all	
3-3. ISAs are distinguished					
bits per instruction		types, size,	location and numb	ber of operand	ds
addressing modes		all		▶ r	non of all
3-4. MIPS is		300			
▶ has fixed instruction	length	a GPRs de	esign	<b>→</b> F	RISC
► load/store memory a		▶ all	97997 <b>¥</b> 4171	▶ r	non of all
-5. in MIPS, Program cou	inter is incremented aut	omatically			
after finishing the eve	ecution of current instruc	tion ▶ be	fore finishing the	execution of t	the current instructio
after fetching of the c		▶ af	ter decoding of the	e current instr	ruction
<ul> <li>before encoding of the</li> </ul>		▶ be	fore fetching of th	ne current inst	truction
3-6. Instruction pipelining			•		
5-6. Instruction pipelining	ction execution- • fast	er over all prod	ess execution		
faster single instru		er program col	unter	▶ all	▶ none of all
3-7.in processors suppor		i n	artially overlappe	d	
totally overlapped			lly paralleled	1765	
▶ not overlapped	unit donice poster being		my parameted		
3-8.MIPS makes control		use	ource registers al	ways in same	place
▶ Instructions are of			perations always	on registers/i	mmediates
Immediate same s	ize		ot of all	on rogistors/ii	randa war water (S. C. C.)
▶ all	7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 -	► N	ULUI AII		
3-9. in MIPS Program cou		223366	and all the sade -	rogrammer	
<ul> <li>manually by any c</li> </ul>	ode user		nanually by code p	rogrammer ▶ non of a	all
<ul> <li>automatically rega</li> </ul>	rding the code	▶ all		F HOH OF &	All

	3-10. for cache memory syste	em the best cache and	code design is	
	to increase cache misses p	robabilities		
	<ul> <li>to increase cache hits prob</li> </ul>	pahilities	to decrease cache h	its probabilities
	3-11. A given application written	in lava rupa 10	to decrease cache m	nisses probabilities
	instruction CPI by 1.1. How 1.2x0.6/12=0.06s	fast can we expect the		or. A new Java compiler is released nately, it increases the cycle peg this new compiler? :choose 1 12x1.2/0.6=24s
	3-12. the most efficient parallel p			7 12 1.2/0.0-245
	▶ SISD	► MIMD	→ MISD	▶ SIMD
	Q4-Answer the following (a to d)		(total =	= 10.5 marks)
	(a) what are the following abbrev	iations meaning		
	► MIPS ► ISA	RISC		=2.5marks)
	(b) what MIPS means? and what	is the main engolfication	CISC MIMI	J
	Registers number and sizes	to the main specification	is of MIPS ( Just fill the ta	able)(0.5*6=3marks)
	Memory access instructions			
	Instruction size			
	Opcode field size			
	Maximum number of operands			
9	(c) regarding the use of cache mer	MOTY tot=3mrks	(ii)/0 5*2 = 4 5===(=)	
	(i) what is write through and write	back mean? which give	[ii)(0.5*3 = 1.5marks) + ii)(	3*0.5=1.5marks)]
	(ii) what is cache miss and cache	hit? if the probability of	s laster overall process	in case of huge data transfer
	d) show by a sketch the memory (s	storage) biorasability of (	cache hit is 95% what the	probability of cache miss?
	<ul> <li>d) show by a sketch the memory (s changes directions</li> </ul>	storage) merarchy (from	nard disk to CPU registe	ers) showing the speed and size
				(2marks)
	Q5-answer the following	THE SELECTION OF STREET		
	a) Sort properly the contents of the	table bolow just fill and	(Total =	5marks)
	Operating system	table below, just IIII Hul	nbers starting from 1 to 6	(6*0.5=3marks)
	Logic circuits		1	
	Memory +registers + ALU+ contri	ol blocks	-	
	Transistors and wires	a. sissing	-	
	Programming language compiler			
	Application			
	b) using the table above list the between,	items represent a hard	dware and software etet	ing and the total
			(1.5marks)	ing and showing the interface in
	c) give a proper name for the table	figure	(0.5mark)	
	Of anguerath fall		,	
	Q6 answer the following			(Total = 10.5marks)
1	<ol> <li>state the pipelining hazards,</li> </ol>	(1.5marks)		•
	2- Assume that a CPU uses instruct	ctions pipelining for 3 ins	structions, each instruction	n segmented to 3 stages as
	1. 1 6(0)1 (1)			3
	2. Decode (D			
	3. Execute (E)			
	completely independent	takes 0.5 Clock Cycle	(CC), 1CC = 3ns, later	ncy = 0 and all instructions are
	completely independent a)use sketching to show pipelining		llowing:	
	b) calculate the time needed to finis	sh the overall present	(1mark)	
	(i) sequential (0.5 mar	ke)	or execution of the 3 inst	tructions using
	(ii) pipelining (0.5 mar	ks)		
	c) calculate the process throughput	(instruction/s) in both	cases sequential and air	
	-/ I dan loodits calculate the s	DEEGIGO IN THIS PROCES	cases, sequential and pip	
	e) again, under the same assumption	ons stated above		(1 mark)
	(I) calculate the time of 100 sequ	jential instruction of 5 et	tages (1 mark)	
	(ii) if the time needed to finish a p	rocess of n instructions	each of k stages in /ki	(n-1)CC, calculate the time
				(1 mark)
	(iii) using your results from (i) and	d (ii) calculate the speed	dup (1 mark)	,

f)observing the speedup up factors in the two cases above (d and e(iii)), what you realize as larger number of instructions are pipelined? (1mark)

g) if we assume that instruction pipelining hazards and latency together cause a delay of 1 ns per 100 instructions in average, what is the time needed to finish a pipelined process of 1000 instructions (1mark)

#### Q7-Answer the following

(Total = 5.5marks)

a)state the MIPS instructions types (formats), showing the bandwidth (in bits) and name of each field for each type b)What is the type of the following MIPS instructions (just fill it in the following table 1)

(6\*0.25=1.5 marks)

Table 1. Some of MIPS instructions encoding

Instruction	format (type)	Op (hex)	rs	rt	rd	shmt	funct hex)	Address(offset)
ADD		0	reg	reg	reg	0	20	n.a
SUB		0	reg	reg	reg	0	22	n.a
LW		23	reg	reg	n,a	n.a	n.a	Address
SW		2B	reg	reg	n.a	n.a	n.a	Address
BEQ		4	reg	reg	n.a	n.a	n.a	Address
AND		0	reg	reg	reg	0	24	n.a
J		2	n.a	n.a	n.a	n.a	n.a	Address

reg=0 for r0, reg=1 for reg 1 and so on, rs=register source, rt= register target, rd =register destination (reg numbers are in decimal)

c) regarding the assembly MIPS code below, If we assume that we place the **Loop** label starting at location 80000 in memory and **Exit** label at end of this code, what is the MIPS machine code for this MIPs assembly code? just fill table 2

Loop: add r5, r4, r3

; r5=r4+r3

add r6, r7, r5

; r6=r7+r5

LW r2, 2(r3)

; r5= data at memory location addressed by (r3+2)

beg r3, r2, Exit

; if r3=r4 go to the code line addressed by label Exit (offset)

j Loop

; go to loop

Exit:

Table 2 machine code

s/ n	Memory location	Instruction code in assembly		Instruction code in hexadecimal and binary	Instruct ion size in bis
1	8000	add r5, r4, r3	Hex	0 5 4 3 0 20	32
			Bin	000000 00101 00100 00011 00000 010000	
2			Hex		
			Bin		
3			Hex		
			Bin		
4			Hex		
			Bin		
5			Hex		
		1. 36	Bin		

c) regarding the flow of information choose the right order of the execution steps of only 1 of the following instructions (just put the right order numbers as 1,2,3.etc in front of each line below)

#### add r1,r2,r3

add instruction is operating in 4 steps

- The result from the ALU is written into the register file using bits 15:11 of the instruction to select the destination register (r1).
- Two registers, r2 and r3, are read from the register file; also, the main control unit computes the setting
  of the control lines during this step.
- The ALU operates on the data read from the register file, using the function code (bits 5:0, which is the funct field, of the instruction) to generate the ALU function.
- The instruction is fetched, and the PC is incremented.

## lw r1, offset(r2)

load instruction is operating in five steps

- An instruction is fetched from the instruction memory, and the PC is incremented.
- · A register (r2) value is read from the register file.
- The ALU computes the sum of the value read from the register file and the sign-extended, lower 16 bits of the instruction (offset).
- The data from the memory unit is written into the register file; the register destination is given by bits 20:16 of the instruction (r1).
- The sum from the ALU is used as the address for the data memory.

### beg r1, r2, offset

beg instruction is operating in 4 steps

- Two registers, r1 and r2, are read from the register file.
- An instruction is fetched from the instruction memory, and the PC is incremented.
- The Zero result from the ALU is used to decide which adder result to store into the PC.
- The ALU performs a subtract on the data values read from the register file. The value of PC + 4 is added to the sign-extended, lower 16 bits of the instruction (offset) shifted left by two; the result is the branch target address.

Q8- -Assume 0.2% of the runtime of a program is not parallelizable. This program is supposed to run on a supercomputer machine, which consists of many cores. Under the assumption that the program runs at the same speed on all of those cores, and there are no additional overheads, what is the speedup can be achieved using 10, 100, 1000, 10000, 100000 and 1000000 cores? depending on your results, comment on the relation between (Total =4 marks)

Number of cores (n)	Speedup S(n)
10	
1000	
10000	
100000	
1000000	
10000000	

Amdahl's Law Speedup (S) = 1 / ((1-P)+P/N)

## Q9-Answer the following

(Total =7marks)

- 1- Program execution time is made up of 50% CPU time and 50% I/O time. Assuming that no overlap between CPU
  - a) which is the better enhancement:

(3marks)

- i) Increasing the CPU speed by 200% or
- ii)reducing I/O time by 50%?

b)what is the maximum speedup as

- i) CPU speed improved infinitely
- ii) IO speed improved infinitely

(1mark) (1mark)

referring to IEEE 754 floating point standard, answer the following Q10

(Total =6.5 marks)

- (ii) what decimal value of the above IEEE 754 number

b)) what is the IEEE 754 value of the decimal number (-5)

(3marks) (3marks)

to convert IEEE 754 number to decimal use formula (-1) \* (1 + f) \* 2 e-bias s= sigh - e=exponent, f= fraction here the s, f and e fields are assumed to be in decimal

single: 8 bits	single: 23 bits		
double: 11 bits	double: 52 bits		
S Exponent	Fraction		

# Q11-answer the following

(Total = 6marks)

(4marks)

- a) state the main elements of data-path? what elements are represented in fig. 1 c) in MIPS how to select a register from register file? (1mark)
- d) instruction decoding depends on which part of instruction

e) put the following processor design steps in right order (just put the right order numbers as 1,2,3.4,5 in front of each

Assemble the control logic

. Analyze instruction set => datapath requirements

Select set of datapath components & establish clock methodology

Analyze implementation of each instruction to determine setting of control points that effects the register transfer.

